

https://imgs.xkcd.com/comics/compiling.png

CMPT 295

Unit - Instruction Set Architecture Lecture 25 – ISA Design + Evaluation

Last Lecture

- Looked at an example of a RISC instruction set: MIPS
 - From its Instruction Set Architecture (ISA):
 - Registers
 - Memory model
 - (Sub)set of instructions
 - Assembly instructions
 - Machine instructions

Format of assembly instruction not necessarily == format of machine instruction

- Format of *R*-format of a MIPS machine instruction
 - Size of its fields

From last lecture!

Example of an ISA: MIPS

- Function call conventions
 - caller saved registers

callee saved registers

Model of Computation

Sequential

Register name	Number	Usage			
\$zero	0	constant 0			
\$at	1	reserved for assembler			
\$v0	2	expression evaluation and results of a function			
\$v1	3	expression evaluation and results of a function			
\$a0	4	argument 1			
\$a1	5	argument 2			
\$a2	6	argument 3			
\$a3	7	argument 4			
\$t0	8	temporary (not preserved across call)			
\$t1	9	temporary (not preserved across call)			
\$t2	10	temporary (not preserved across call)			
\$t3	11	temporary (not preserved across call)			
\$t4	12	temporary (not preserved across call)			
\$t5	13	temporary (not preserved across call)			
\$t6	14	temporary (not preserved across call)			
\$t7	15	temporary (not preserved across call)			
\$s0	16	saved temporary (preserved across call)			
\$s1	17	saved temporary (preserved across call)			
\$s2	18	saved temporary (preserved across call)			
\$s3	19	saved temporary (preserved across call)			
\$s4	20	saved temporary (preserved across call)			
\$s5	21	saved temporary (preserved across call)			
\$s6	22	saved temporary (preserved across call)			
\$s7	23	saved temporary (preserved across call)			
\$t8	24	temporary (not preserved across call)			
\$t9	25	temporary (not preserved across call)			
\$k0	26	reserved for OS kernel			
\$k1	27	reserved for OS kernel			
\$gp	28	pointer to global area			
\$sp	29	stack pointer			
\$fp	30	frame pointer			
\$ra	31	return address (used by function call)			

From last lecture!

4

MIPS - Design guidelines

- 3. In terms of machine instruction format:
 - a. Create as few of them as possible



- . Have them all of the same length and same format!
- . If we have different machine instruction formats, then position the **fields** that have the **same purpose** in the **same location** in the format

Can all MIPS machine instructions have the same length and same format?

- For example: lw \$s1, 20(\$s2) => opcode rs rt rd shamt func ?
- When designing its corresponding machine instruction ...
 - Must specify source register using 5 bits -> OK!
 - Must specify destination register using 5 bits -> OK!
 - Must specify a constant using 5 bits -> Hum...
 - Value of constant limited to [0..2⁵-1]
 - Often use to access array elements so needs to be > 2⁵ = 32



From last lecture! MIPS ISA designers compromise

- Keep all machine instructions format the same length
- Consequence -> different formats for different kinds of MIPS instructions
 - R-format for register
 - I-format for immediate
 - J-format for jump

opcode	rs	rt	rd	shamt	func	
6 bits	5 bits	5 bits	5 bits	5 bits	6 bits	
opcode	rs rt Address/immediate					
6 bits	5 bits	5 bits		16 bits		
opcode	Target address					
6 bits	26 bits					

- opcode indicates the instruction as well as the format of the instruction
 - This way, the hardware knows whether to treat the last half of the instruction as 3 fields (*R-format*) or as 1 field (*I-format*)

from C. Since we have different machine instruction formats, fields with on previous slide same purpose are positioned in the same location in the 3 formats ©

Today's Menu

- Instruction Set Architecture (ISA)
 - Definition of ISA
- Instruction Set design
 - Design guidelines
 - Example of an instruction set: MIPS
 - Create our own instruction sets
 - ISA evaluation

Implementation of a microprocessor (CPU) based on an ISA

- Execution of machine instructions (datapath)
- Intro to logic design + Combinational logic + Sequential logic circuit
- Sequential execution of machine instructions
- Pipelined execution of machine instructions + Hazards

Let's design our own ISA - x295M (1 of 2)

Registers and Memory model

- # of registers -> 0 registers model called "Memory Only" (except \$sp)
- Each memory address has -> 32 bits (m = 32)
- Word size -> 32 bits

7

- Byte-addressable memory so address resolution -> n = 1 byte (8 bits)
- Memory size -> $2^m \times n$ -> $2^{32} \times 1$ byte OR $2^{32} \times 8$ bits



Let's design our own ISA - x295M (2 of 2)

(Sub)set of instructions

8

x295M assembly language instructions	Semantic (i.e., Meaning)	Corresponding x295M machine instructions
ADD a, b, c	M[c] = M[a] + M[b]	01 <30 bits> 00 <30 bits> 00 <30 bits>
SUB a, b, c	M[c] = M[a] - M[b]	10 <30 bits> 00 <30 bits> 00 <30 bits>
MUL a, b, c	M[c] = M[a] * M[b]	11 <30 bits> 00 <30 bits> 00 <30 bits>

- Memory addressing mode -> Direct (absolute), base + displacement and indirect
- Operand model -> "3 Operand" model
- Format of corresponding x295M machine instructions:



- Size of opcode -> 2 bits Size of operand -> 30 bits
- Length of 1 instruction -> _____ bits

Note about the machine code format

This ISA has two machine code formats:



About Design guideline 3. In terms of machine instruction format: a. Create as few of them as possible -> 2 formats b. Have them all of the same length -> 32 bits c. Since we have two different machine instruction formats, **fields** with same purpose are positioned in the same **location** in the 2 formats -> operand field (purpose -> memory address) positioned in the same location in the 2 formats

Evaluation of our ISA x295M versus MIPS

Sample C code: z = (x + y) * (x - y)

C code -> Assembly code

ADD 0(\$sp), 4(\$sp), 12(\$sp)
SUB 0(\$sp), 4(\$sp), 16(\$sp)
MUL 12(\$sp), 16(\$sp), 8(\$sp)

Meaning

M[\$sp+12] = M[\$sp+0] + M[\$sp+4] M[\$sp+16] = M[\$sp+0] - M[\$sp+4] M[\$sp+8] = M[\$sp+12] * M[\$sp+16]

Fvaluation of our ISA x295M versus MIPS Sample C code: z = (x + y) * (x - y)Stack Segment Text Segment Opcode Encoding Memory **ADD** 01 **SUB** 10 0x7fffff00<- \$sp-> MUL 11 0x00400000 ->| 00 No op Memory address of Assembly code Machine code each instruction 0x00400000 0x00400004 0x00400008 ADD 0(\$sp), 4(\$sp), 12(\$sp) -> 010x7ffff0c00 0x7fffff00 00 0x7fffff04 0x0040000c 0x00400010 0x00400014 SUB 0(\$sp), 4(\$sp), 16(\$sp) -> 100x7fffff1000 0x7fffff00 00 0x7fffff04 MA 0x0040001c 0x00400018 0x00400020 [] MUL 12(\$sp), 16(\$sp), 8(\$sp) -> 110x7fffff08 000x7fffff0c00 0x7fffff10 $\Lambda \Lambda$

Evaluation of our ISA x295M versus MIPS

Sample C code: z = (x + y) * (x - y)

С	code -> Assembly code			Meaning
	lw	\$s1,	0(\$sp)	\$s1 = M[\$sp + 0]
	lw	\$s2,	4(\$sp)	$s^{-} = M[s^{-} + 4]$
	add	\$s3,	\$s1, \$s2	\$s3 = \$s1 + \$s2
	sub	\$s4,	\$s1, \$s2	\$s4 = \$s1 - \$s2
	mul	\$s5,	\$s3, \$s4	\$s5 = \$s3 * \$s4
	SW	\$s5,	8(\$sp)	M[\$sp + 8] = \$s5

		Evaluation of our ISA
Opcode + func	Encoding	EVALUATION OF OUT ISA X295M VEISUS MIPS
lw	35 ₁₀	Sample C code: $z = (x + y) * (x - y)$
SW	43 ₁₀	I-format src dest
add	0 + 32 ₁₀	opcode rs rt Address/immediate 6 bits 5 bits 5 bits 16 bits
sub	0 + 34 ₁₀	Assembly code Machine code
mul	0 + 36 ₁₀	lw \$s1, 0(\$sp)-> 100011 11101 10001 0x0000
Register	Number	lw \$s2, 4(\$sp)-> 100011 11101 10010 0×0004
\$s1	17 ₁₀	SW $(55, 8(55)) \rightarrow 101011 10101 11101 0x0008$
\$s2	18 ₁₀	
\$s3	19 ₁₀	K-TOFMOT src1 src2 dest
\$s4	20 ₁₀	6 bits 5 bits 5 bits 5 bits 5 bits 6 bits
\$s5	21 ₁₀	Assembly code Machine code
\$sp	29 ₁₀	add \$s3, \$s1, \$s2-> 000000 10001 10010 10011 00000 100000
13		<pre>sub \$s4, \$s1, \$s2-> 000000 10001 10010 10100 00000 100010</pre>
13		<pre>mul \$s5, \$s3, \$s4-> 000000 10011 10100 10101 00000 100100</pre>

Evaluation of our ISA x295M versus MIPS							
Memory address of each instruction	🕒 Samp	le C code	: z = (x + y) *	(x -	Y)	
0x00400000010x00400004000x00400008000x0040000c100x00400010000x00400014000x00400014000x00400018110x0040001c000x0040001c000x0040001c000x0040001c00	11 11111 11 1111 11 1111 11 1111 11 1111 11 1111 11 1111 11 1111 11 1111 11 1111 11 1111 11 1111 11 1111 11 1111 11 1111	1111 1111 1111 1111 1111 1111 1111 1111 1111 1111 1111 1111 1111 1111 1111 1111 1111 1111 1111 1111 1111 1111 1111 1111 1111 1111	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	1110000111000011100001110000111000011100001110000111000011100001110000	1100 0000 0100 0000 0100 1000 1100 0000	x295M in machine	e code
in 14	machine	Memc each 0x0 MIPS 0x0 0x0 0x0 0x0 0x0 0x0	ry address of instruction 0400000 1 0 0400004 1 0 0400008 0 0 040000c 0 0 0400010 0 0 0400014 1 0	of 0011 11101 0011 11101 0000 10001 0000 10001 0000 10011 1011 10101	10001 10010 10010 10010 10100 10100	0000 0000 0 0000 0000 0 10011 00000 10100 00000 10101 00000 0000 0000 0	000 0000 000 0100 100000 100010 100100 000 0008

Which criteria shall we use when comparing/evaluating ISAs?

- Whether or not the Instruction set (IS) design guidelines have been satisfied:
 - 1. Each instruction of IS have an unambiguous binary encoding
 - 2. Is is functionally complete -> i.e., it is "Turing complete"
 - 3. In terms of machine instruction format:
 - a. Create as few of them as possible
 - b. Have them all of the same length
 - c. If we have different machine instruction formats, then position the **fields** that have the **same purpose** in the **same location** in the format

Which criteria shall we use when comparing/evaluating ISAs?

- Program performance -> Usually measured using time
 - If an ISA design results in faster program execution then it is deemed "better"
- What can affect the time a program takes to execute?
 - Since accessing memory is slow (slower than accessing registers), the number of memory accesses a program does will affect its execution time
 - Therefore, possible criteria: number of memory accesses
 - The fewer memory accesses our program makes, the faster it executes, hence the "better" it is

Why is memory access slow!

- Memory access is the most time constraining aspect of program execution
- Why? Because of transfer rate limitation of the bus between memory and CPU
 - Memory is "far away" from the CPU so it takes time to transfer instructions and data from memory to microprocessor
- This is known as the von Neumann bottleneck



17

From the above diagram, we can gather that register access is faster than memory access! Why?

How is the **von Neumann Bottleneck** created?

- It is created when memory is accessed
- During fetch stage
 - An instruction is retrieved from memory
- During decode/execute stages
 - The value of operands may be read from memory
 - The result may be written to memory

Evaluation of our ISA x295M versus MIPS

Sample C code: z = (x + y) * (x - y)

Let's count the number of memory accesses:

		<u>decode/</u>			<u>decode/</u>
x295M	<u>fetch</u>	<u>execute</u>	MI	es <u>fetch</u>	<u>execute</u>
ADD 0(\$sp), 4(\$sp), 12(\$sp)		lw	\$s1,	0(\$sp)	
SUB 0(\$sp), 4(\$sp), 16(\$sp)		lw	\$s2,	4(\$sp)	
$\frac{1}{12} \left(\frac{1}{2} \right) = \frac{1}{16} \left(\frac{1}{2} \right) = \frac{1}{16} \left(\frac{1}{2} \right)$		add	\$s3,	\$s1, \$s2	
		sub	\$s4,	\$s1, \$s2	
		mul	\$s5,	\$s3, \$s4	
		SW	\$s5,	8(\$sp)	

19

otal:

Summary

ISA design

MIPS

- Created our own x295M: "Memory only"
- ISA Evaluation
 - Examining the effect of the von Neumann bottleneck on the execution time of our program by counting number of memory accesses
 - The fewer memory accesses our program makes, the faster it executes, hence the "better" it is
- Improvements:

20

Decreasing effect of von Neumann bottleneck by reducing the number of memory accesses

Next Lecture

- Instruction Set Architecture (ISA)
 - Definition of ISA
- Instruction Set design
 - Design principles
 - Look at an example of an instruction set: MIPS
 - Create our own
 - ISA evaluation

Implementation of a microprocessor (CPU) based on an ISA

- Execution of machine instructions (datapath)
- Intro to logic design + Combinational logic + Sequential logic circuit
- Sequential execution of machine instructions
- Pipelined execution of machine instructions + Hazards